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Abstract
As device dimensions are scaled down, the use of non-geometrical performance boosters becomes
of special relevance. In this sense, strained channels are proposed for the 14 nm FDSOI node.
However this option may introduce a new source of variability since strain distribution inside
the channel is not uniform at such scales. In this work, a MS-EMC study of different strain
configurations including non-uniformities is presented showing drain current degradation because
of the increase of intervalley phonon scattering and the subsequent variations of transport effective
mass and drift velocity. This effect, which has an intrinsic statistical origin, will make necessary
further optimizations to keep the expected boosting capabilities of strained channels.
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I. INTRODUCTION
In the seek of improved performance and lower power consumption in MOSFETs, the
28/20nm CMOS technology drives at a milestone as the successful bulk technology became
deprecated because of the difficulty of fulfilling the requirements given by the ITRS for the
forthcoming technological nodes [1]. In particular, standard bulk-MOSFET technology can-
not provide satisfactory solutions for sub-22 nm nodes due to the limited control of SCEs and
variability problems arising from a highly doped channel [2]. Different technological choices
like multigate architectures [3–5], planar Fully-Depleted Silicon-On-Insulator (FDSOI) [6–
10] or the co-integration of III-V and Ge devices on SOI substrates [11] are competing trying
to positioning themselves for the midterm technological scenario. FDSOI devices constitute
the natural continuation in planar technology for future nodes thanks to their technological
compatibility, outstanding electrostatic control, simpler fabrication process, and competi-
tive overall cost. For the 14 nm node, two generations have been proposed for commercial
applications using FDSOI technology. The first one, FD14, will be implemented considering
a gate of 20 nm with an overlapped doping profile which yields a shorter effective channel
length. The use of a silicon slab as thin as 6nm and ultrathin buried oxide (UTBOX) with
different back bias configurations will ensure a powerful and flexible platform for both high
performance (HP) and low power (LP) applications. The evolution of this node, FD14+,
will be focused on improved performance rather than in geometrical scaling. In this way,
strained channels will be included in order to boost the carrier mobility [12–14]. However, at
such dimensions, the high lateral field and confinement conditions may affect in an impor-
tant manner the expected transport properties of FDSOI transistors. On the other hand, it
is very difficult to induce uniform stress profiles as already shown by structural characteriza-
tion techniques such as dark-field electron holography [15]. This fact may add a new source
of variability with impact on the performance of future devices and circuits. Within this
framework, advanced device simulation represents an invaluable tool for the assessment of
upcoming technological options in two ways: predicting the performance of different archi-
tectures and technological choices; and evaluating optimization options in order to reduce
the development stage in terms of cost and time. Another important advantage is the possi-
bility of performing thorough studies of the impact of each physical effect and technological
booster separately to explain experimental results and to determine which is the dominant
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one on the performance of the considered devices. Therefore, the aim of this work is the
study, through Multi-Subband Ensemble Monte Carlo simulations (MS-EMC), of the im-
pact of non-uniform strain distributions in FD14+ technology considering different strain
configurations.
II. SIMULATION METHODOLOGY
The fundamentals of Multi-Subband (MS) algorithms are based on the mode-space ap-
proach of quantum transport [16], which separates the physical description of the simulation
domain into a confined and a non-confined problem. In this way, the device is divided in
several slices along the confinement direction where the 1D Schrödinger equation is solved.
The transport properties are obtained thanks to the solution of the 2D Boltzmann Transport
Equation (BTE) in the perpendicular plane (X-Y in Figure 1) considering an ensemble of
charged superparticles describing the electrons inside the simulation domain. The semiclas-
sical and quantum descriptions of the device are coupled by means of the 2D solution of
Poisson equation in order to keep the self-consistency of the simulator.
MS-EMC simulators provide one of the most accurate descriptions of carrier transport
since detailed scattering models are included while the main part of quantum effects are
taken into account keeping an affordable computational cost. This is the reason why, this
method has been extensively used by different groups worldwide [17–21]. This code has been
calibrated by comparing to experimental data obtained from [22] and with MS deterministic
simulators as shown in [23]. In the same way it has demonstrated its capabilities studying
different advanced bulk and SOI planar nanodevices [24–27]. Concerning the description of
the conduction band, the effective mass approximation is used assuming non-parabolicity
corrections. The transport model includes the most important scattering mechanisms
i.e. acoustic and intervalley phonon [17], surface roughness [28] and Coulomb interaction.
Arbitrary strain conditions can be locally considered tailoring the energy minima of each
valley in order to reproduce uniaxial, biaxial, combined (the addition of biaxial and
uniaxial) or non-uniform analytical strain mapping.
To perform the aforementioned study to determine the impact of non-uniform strain on
ultrascaled FDSOI transistors, a template device with a gate length of 20 nm, a channel
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thickness TSi = 6 nm and EOT = 1 nm has been considered as depicted in Figure 2.
Midgap metal gate and P+ back plane with a 10 nm UTBOX has been also used. The
confinement and transport directions were set as <100> and <110> respectively where ∆2
valleys present the smaller conduction mass (mt = 0.19m0). The doping profile has been
chosen to fit the effective channel length specifications for FD14 devices with NDpeak =
1× 1020 cm−3 and a Gaussian lateral decay which produces an overlapped transition region
(Figure 2 symbols). Biaxial (sSOI with a Si0.8Ge0.2 virtual substrate), uniaxial (1 GPa) and a
combination of the two previous strain conditions have been considered, including two cases
of non-uniform strain with linear decay for each configuration. These distributions have
been chosen after the analysis of those obtained from TCAD process simulation following
the structures depicted in [29] (dashed lines in Figure 2). According to this, it has been
considered that the strength of the strain decays from the S/D contacts to the center of the
channel a 50% and a 100% respectively, as shown in Figure 2 (right side axis solid line).
III. RESULTS AND DISCUSSION
A set of simulations including linear and saturation bias conditions has been performed
to determine the importance of non-uniform strain distributions on device performance. ID
vs. VGS curves with VDS = 100 mV for the different configurations of biaxial strain (sSOI
with Si0.8Ge0.2 virtual substrate) are shown in Figure 3. Two main effects can be observed
in this plot. On the one hand, the increase observed in ION level when uniform strain
conditions are considered is reduced as non-uniformities appear in the channel ranging
from 32% to 14% for VG = VDD. On the other hand it is also observed a decrease in Vth
for the uniform distribution approaching to the values corresponding to the relaxed device
as the non-uniform strain becomes more important. This reduction for strained devices is
produced because of the shifting of the energy minima of ∆2 valleys for strained channels,
being necessary a smaller gate voltage to reach charge inversion conditions.
The impact of strain non-uniformities as lateral field is increased can be observed in
Figure 4. There, current ratios referenced to the non-strained device as a function of
VDS are represented for biaxial (top), uniaxial (middle) and combined (bottom) strain
distributions. In all the cases, the enhancement in the drain current as a consequence of
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strain is reduced as VDS grows showing a plateau when saturation condition is reached.
Figure 4 also shows that saturation in current enhancement is achieved for smaller drain
voltages as strain distribution varies in a significant way along the channel.
Considering that drain current is proportional to the inversion charge and the drift
velocity of the carriers, it is interesting to check which of the two magnitudes is affected the
most by strain. Figure 5 demonstrates that there is a small impact of strain distribution on
the inversion charge for VG > Vth under both linear and saturation transport conditions
(top and bottom respectively). Therefore, it is expected that the main impact of strain
variations should be observed in velocity profiles.
Figure 6 shows the average velocity as a function of the position for the biaxial case
under low (top) and saturation (bottom) drain bias conditions. Due to the ultra scaled
device geometry, the maximum value of velocity does not appear in the channel-drain edge
but inside the channel. As observed, there is a bigger degradation of velocity profiles as
non-uniformities become more important and drain bias is increased, approaching to the
values obtained for the relaxed channel. Figure 6 also shows a shifting of velocity maxima
from the ending region of the channel to the center as the strain is more uniform. This
trend to a symmetrical velocity profile indicates the enhancement of the quasi-ballistic
behavior thanks to the strain [27].
There are two main reasons that explain this degradation of transport properties as
non-uniform strain distributions are considered. On the one hand, there is an increase of the
scattering in the channel region under non-uniform strain conditions as shown in Figure 7
(top). The reduction in the energy shifting among valleys due to strain relaxation increases
the scattering rate respect to the uniform strain case with the consequent reduction of the
drift velocity. Intervalley phonon scattering is the main responsible of this effect as shown
in Figure 7 (bottom) where the differences in the scattering among considered devices
basically lays on this mechanism. It is also worth to highlight the importance of scattering
in quasi-ballistic transport, small differences in the average number of events per electron
(around 0.5 events between relaxed and uniform strained devices) lead to variations in the
drain current up to 20% (Figure 4 top).
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On the other hand, this scattering rate increase (which appears under all drain bias
conditions) has a side effect especially in the saturation regime that causes an extra reduc-
tion of the drift velocity. The enhancement of intervalley scattering leads to a repopulation
of primed subbands (∆4)since electrons are transferred from the non-primed subbands
(belonging to ∆2 valleys) to the primed ones as depicted in Figure 8 for biaxial strain
conditions at low drain voltage (top) and saturation regime (bottom). This reduction in
the population increases the average transport effective mass with the consequent decrease
of the drift velocity. The combination of both effects is responsible of the loss of strain
efficiency, especially in the saturation region, reducing the benefits of strained channels.
IV. CONCLUSION
This work presents a MS-EMC study of the impact of non-uniform strain distributions
in FD14+ devices. Our simulations show an important degradation of device performance
as the strain configuration varies along the channel. This effect becomes of special interest
at high drain voltage conditions where the enhancement of intervalley scattering causes
a loss of the boosting capabilities of strained channels not only because of the scattering
itself but also due to the increase in the transport effective mass as a consequence of the
repopulation of primed subbands. This effect, which has an intrinsic statistical origin, may
be considered as a new source of device variability in future technological nodes, making
necessary further optimizations in this respect.
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Figure 1: FDSOI with Back-Plane structure for MS-EMC simulation.
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Figure 2: Simulated FDSOI structure including net doping profile (left axis, solid line with sym-
bols). Different strain distributions are shown in right axis including analytical profiles used in
this work (solid) and values extracted from TCAD process simulations (dashed).
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Figure 3: ID vs. VGS under low drain bias condition for sSOI devices considering different strain
configurations. For the sake of clarity log and linear scales are shown on the left and right axes
respectively
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Figure 4: Drain current ratio referenced to the non-strained device as a function of VDS for biaxial
(top), uniaxial (middle) and combined (bottom) strain distributions at VGS = 1V .
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Figure 5: Inversion charge plot for different strain distributions of sSOI devices under linear (top)
and saturation (bottom) conditions.
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Figure 6: Drift velocity profile for sSOI devices under low drain bias (top) and saturation (bottom)
conditions.
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Figure 7: Accumulated number of scattering events per electron in the gated region for sSOI devices
as a function of the position (top). Contribution of intervalley phonon scattering (bottom).
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Figure 8: Population of the non-primed ∆2 valleys as a function of the device position for sSOI
devices under low drain bias (top) and saturation (bottom) conditions.
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